Quad 2-line to 1-line Data Selectors/multiplexers. This X24C02 device has been acquired by IC Microsystems Sdn Bhd from Xicor, Inc. The X24C02 is. The LSTTL / MSI SN54 / 74LS is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select. S, 1 •, 16, Vcc. 1I0, 2, 15, E. 1I1, 3, 14, 4I0. 1Y, 4, 13, 4I1. 2I0, 5, 12, 4Y. 2I1, 6, 11, 3I0. 2Y, 7, 10, 3I1. GND, 8, 9, 3Y. Pin, Symbol, Description. 1, S, common data.

Author: | Gurg Voodoobei |

Country: | Uzbekistan |

Language: | English (Spanish) |

Genre: | Personal Growth |

Published (Last): | 23 December 2015 |

Pages: | 208 |

PDF File Size: | 19.91 Mb |

ePub File Size: | 6.9 Mb |

ISBN: | 937-7-21183-158-2 |

Downloads: | 8407 |

Price: | Free* [*Free Regsitration Required] |

Uploader: | Keran |

Form of the perso pages.

Electronic forum and Poem. Let us examine simplest of the multiplexers, that with 2 ways. Using one or several entries of order, one i one of the inputs towards the exit. How to make a site?

### Nibble Multiplexer: | Education Progresses Best When Knowledge is Shared Openly and Freely

To contact the author. The first circuit compares the weak weights of A with the weak weight of B. The integrated circuit is a quadruple multiplexer with 2 ways at entry of common selection.

Electronic forum and Infos. When this entry is with state 1it is the data Bi which is transferred in Yi. The combinative network of figure 26 can provide the signal S. A multiplexer can be compared with a mechanical switch. Thus, one can compare numbers of 8, 12, 16 bits…. A binary comparator is a logical circuit which carries out the comparison between 2 generally noted binary numbers A and B. This table, one can extract the equation from the exit S following: In general, the selected entry carries in index the state corresponding to the combination of the entries of order.

Figure 29 represents 7457 diagram symbolic system and the mechanical equivalent of a multiplexer with 4 ways.

According to the state of the entry of selection Athe exit Jc recopy either the D0 entry, or the D1 entry. A multiplexer can thus switch data made up of several bits.

## Quad 2-line to 1-line data selectors / multiplexers 74157

Click here for the following lesson or in the synopsis envisaged to this end. That is translated 741157 the table of figure In this chapter, we will examine logical circuits very much used to switch data: Static page of welcome.

For example for a multiplexer with 4 waysone needs 2 entries of order. If a multiplexer has n input, it is said that it is about a multiplexer with n ways. These circuits have several inputs and only one exit.

The number of the entries of order is a function of the number of ways of the multiplexer. The stitching and the logic diagram of this circuit are given on figure Its equation is thus A. Figure 25 gives the diagram symbolic system and the mechanical equivalent of a multiplexer to 2 ways. By putting in series two comparatorsone can compare two numbers of 8 bits. The stitching of this circuit is given on figure 21, while figure 22 represents its logic diagram.

High of page Preceding page Following page. That is to say to compare the two binary digits A and B. All these considerations are translated in the truth table of figure The number of the inputs of a multiplexer defines the number of ways of a multiplexer.

The integrated circuit is a comparator 4 bitsi. We will see how to produce using logical doors a comparator of icc binary digits.